void gen_intermediate_code_internal(LM32CPU *cpu,

                                    TranslationBlock *tb, bool search_pc)

{

    CPUState *cs = CPU(cpu);

    CPULM32State *env = &cpu->env;

    struct DisasContext ctx, *dc = &ctx;

    uint16_t *gen_opc_end;

    uint32_t pc_start;

    int j, lj;

    uint32_t next_page_start;

    int num_insns;

    int max_insns;



    pc_start = tb->pc;

    dc->features = cpu->features;

    dc->num_breakpoints = cpu->num_breakpoints;

    dc->num_watchpoints = cpu->num_watchpoints;

    dc->tb = tb;



    gen_opc_end = tcg_ctx.gen_opc_buf + OPC_MAX_SIZE;



    dc->is_jmp = DISAS_NEXT;

    dc->pc = pc_start;

    dc->singlestep_enabled = cs->singlestep_enabled;



    if (pc_start & 3) {

        qemu_log_mask(LOG_GUEST_ERROR,

                      "unaligned PC=%x. Ignoring lowest bits.\n", pc_start);

        pc_start &= ~3;

    }



    next_page_start = (pc_start & TARGET_PAGE_MASK) + TARGET_PAGE_SIZE;

    lj = -1;

    num_insns = 0;

    max_insns = tb->cflags & CF_COUNT_MASK;

    if (max_insns == 0) {

        max_insns = CF_COUNT_MASK;

    }



    gen_tb_start();

    do {

        check_breakpoint(env, dc);



        if (search_pc) {

            j = tcg_ctx.gen_opc_ptr - tcg_ctx.gen_opc_buf;

            if (lj < j) {

                lj++;

                while (lj < j) {

                    tcg_ctx.gen_opc_instr_start[lj++] = 0;

                }

            }

            tcg_ctx.gen_opc_pc[lj] = dc->pc;

            tcg_ctx.gen_opc_instr_start[lj] = 1;

            tcg_ctx.gen_opc_icount[lj] = num_insns;

        }



        /* Pretty disas.  */

        LOG_DIS("%8.8x:\t", dc->pc);



        if (num_insns + 1 == max_insns && (tb->cflags & CF_LAST_IO)) {

            gen_io_start();

        }



        decode(dc, cpu_ldl_code(env, dc->pc));

        dc->pc += 4;

        num_insns++;



    } while (!dc->is_jmp

         && tcg_ctx.gen_opc_ptr < gen_opc_end

         && !cs->singlestep_enabled

         && !singlestep

         && (dc->pc < next_page_start)

         && num_insns < max_insns);



    if (tb->cflags & CF_LAST_IO) {

        gen_io_end();

    }



    if (unlikely(cs->singlestep_enabled)) {

        if (dc->is_jmp == DISAS_NEXT) {

            tcg_gen_movi_tl(cpu_pc, dc->pc);

        }

        t_gen_raise_exception(dc, EXCP_DEBUG);

    } else {

        switch (dc->is_jmp) {

        case DISAS_NEXT:

            gen_goto_tb(dc, 1, dc->pc);

            break;

        default:

        case DISAS_JUMP:

        case DISAS_UPDATE:

            /* indicate that the hash table must be used

               to find the next TB */

            tcg_gen_exit_tb(0);

            break;

        case DISAS_TB_JUMP:

            /* nothing more to generate */

            break;

        }

    }



    gen_tb_end(tb, num_insns);

    *tcg_ctx.gen_opc_ptr = INDEX_op_end;

    if (search_pc) {

        j = tcg_ctx.gen_opc_ptr - tcg_ctx.gen_opc_buf;

        lj++;

        while (lj <= j) {

            tcg_ctx.gen_opc_instr_start[lj++] = 0;

        }

    } else {

        tb->size = dc->pc - pc_start;

        tb->icount = num_insns;

    }



#ifdef DEBUG_DISAS

    if (qemu_loglevel_mask(CPU_LOG_TB_IN_ASM)) {

        qemu_log("\n");

        log_target_disas(env, pc_start, dc->pc - pc_start, 0);

        qemu_log("\nisize=%d osize=%td\n",

            dc->pc - pc_start, tcg_ctx.gen_opc_ptr -

            tcg_ctx.gen_opc_buf);

    }

#endif

}

void gen_intermediate_code_internal(LM32CPU *cpu,

                                    TranslationBlock *tb, bool search_pc)

{

    CPUState *cs = CPU(cpu);

    CPULM32State *env = &cpu->env;

    struct DisasContext ctx, *dc = &ctx;

    uint16_t *gen_opc_end;

    uint32_t pc_start;

    int j, lj;

    uint32_t next_page_start;

    int num_insns;

    int max_insns;



    pc_start = tb->pc;

    dc->features = cpu->features;

    dc->num_breakpoints = cpu->num_breakpoints;

    dc->num_watchpoints = cpu->num_watchpoints;

    dc->tb = tb;



    gen_opc_end = tcg_ctx.gen_opc_buf + OPC_MAX_SIZE;



    dc->is_jmp = DISAS_NEXT;

    dc->pc = pc_start;

    dc->singlestep_enabled = cs->singlestep_enabled;



    if (pc_start & 3) {

        qemu_log_mask(LOG_GUEST_ERROR,

                      "unaligned PC=%x. Ignoring lowest bits.\n", pc_start);

        pc_start &= ~3;

    }



    next_page_start = (pc_start & TARGET_PAGE_MASK) + TARGET_PAGE_SIZE;

    lj = -1;

    num_insns = 0;

    max_insns = tb->cflags & CF_COUNT_MASK;

    if (max_insns == 0) {

        max_insns = CF_COUNT_MASK;

    }



    gen_tb_start();

    do {

        check_breakpoint(env, dc);



        if (search_pc) {

            j = tcg_ctx.gen_opc_ptr - tcg_ctx.gen_opc_buf;

            if (lj < j) {

                lj++;

                while (lj < j) {

                    tcg_ctx.gen_opc_instr_start[lj++] = 0;

                }

            }

            tcg_ctx.gen_opc_pc[lj] = dc->pc;

            tcg_ctx.gen_opc_instr_start[lj] = 1;

            tcg_ctx.gen_opc_icount[lj] = num_insns;

        }



        

        LOG_DIS("%8.8x:\t", dc->pc);



        if (num_insns + 1 == max_insns && (tb->cflags & CF_LAST_IO)) {

            gen_io_start();

        }



        decode(dc, cpu_ldl_code(env, dc->pc));

        dc->pc += 4;

        num_insns++;



    } while (!dc->is_jmp

         && tcg_ctx.gen_opc_ptr < gen_opc_end

         && !cs->singlestep_enabled

         && !singlestep

         && (dc->pc < next_page_start)

         && num_insns < max_insns);



    if (tb->cflags & CF_LAST_IO) {

        gen_io_end();

    }



    if (unlikely(cs->singlestep_enabled)) {

        if (dc->is_jmp == DISAS_NEXT) {

            tcg_gen_movi_tl(cpu_pc, dc->pc);

        }

        t_gen_raise_exception(dc, EXCP_DEBUG);

    } else {

        switch (dc->is_jmp) {

        case DISAS_NEXT:

            gen_goto_tb(dc, 1, dc->pc);

            break;

        default:

        case DISAS_JUMP:

        case DISAS_UPDATE:

            



            tcg_gen_exit_tb(0);

            break;

        case DISAS_TB_JUMP:

            

            break;

        }

    }



    gen_tb_end(tb, num_insns);

    *tcg_ctx.gen_opc_ptr = INDEX_op_end;

    if (search_pc) {

        j = tcg_ctx.gen_opc_ptr - tcg_ctx.gen_opc_buf;

        lj++;

        while (lj <= j) {

            tcg_ctx.gen_opc_instr_start[lj++] = 0;

        }

    } else {

        tb->size = dc->pc - pc_start;

        tb->icount = num_insns;

    }



#ifdef DEBUG_DISAS

    if (qemu_loglevel_mask(CPU_LOG_TB_IN_ASM)) {

        qemu_log("\n");

        log_target_disas(env, pc_start, dc->pc - pc_start, 0);

        qemu_log("\nisize=%d osize=%td\n",

            dc->pc - pc_start, tcg_ctx.gen_opc_ptr -

            tcg_ctx.gen_opc_buf);

    }

#endif

}

void FUNC_0(LM32CPU *VAR_0,

                                    TranslationBlock *VAR_1, bool VAR_2)

{

    CPUState *cs = CPU(VAR_0);

    CPULM32State *env = &VAR_0->env;

    struct DisasContext VAR_3, *VAR_4 = &VAR_3;

    uint16_t *gen_opc_end;

    uint32_t pc_start;

    int VAR_5, VAR_6;

    uint32_t next_page_start;

    int VAR_7;

    int VAR_8;



    pc_start = VAR_1->pc;

    VAR_4->features = VAR_0->features;

    VAR_4->num_breakpoints = VAR_0->num_breakpoints;

    VAR_4->num_watchpoints = VAR_0->num_watchpoints;

    VAR_4->VAR_1 = VAR_1;



    gen_opc_end = tcg_ctx.gen_opc_buf + OPC_MAX_SIZE;



    VAR_4->is_jmp = DISAS_NEXT;

    VAR_4->pc = pc_start;

    VAR_4->singlestep_enabled = cs->singlestep_enabled;



    if (pc_start & 3) {

        qemu_log_mask(LOG_GUEST_ERROR,

                      "unaligned PC=%x. Ignoring lowest bits.\n", pc_start);

        pc_start &= ~3;

    }



    next_page_start = (pc_start & TARGET_PAGE_MASK) + TARGET_PAGE_SIZE;

    VAR_6 = -1;

    VAR_7 = 0;

    VAR_8 = VAR_1->cflags & CF_COUNT_MASK;

    if (VAR_8 == 0) {

        VAR_8 = CF_COUNT_MASK;

    }



    gen_tb_start();

    do {

        check_breakpoint(env, VAR_4);



        if (VAR_2) {

            VAR_5 = tcg_ctx.gen_opc_ptr - tcg_ctx.gen_opc_buf;

            if (VAR_6 < VAR_5) {

                VAR_6++;

                while (VAR_6 < VAR_5) {

                    tcg_ctx.gen_opc_instr_start[VAR_6++] = 0;

                }

            }

            tcg_ctx.gen_opc_pc[VAR_6] = VAR_4->pc;

            tcg_ctx.gen_opc_instr_start[VAR_6] = 1;

            tcg_ctx.gen_opc_icount[VAR_6] = VAR_7;

        }



        

        LOG_DIS("%8.8x:\t", VAR_4->pc);



        if (VAR_7 + 1 == VAR_8 && (VAR_1->cflags & CF_LAST_IO)) {

            gen_io_start();

        }



        decode(VAR_4, cpu_ldl_code(env, VAR_4->pc));

        VAR_4->pc += 4;

        VAR_7++;



    } while (!VAR_4->is_jmp

         && tcg_ctx.gen_opc_ptr < gen_opc_end

         && !cs->singlestep_enabled

         && !singlestep

         && (VAR_4->pc < next_page_start)

         && VAR_7 < VAR_8);



    if (VAR_1->cflags & CF_LAST_IO) {

        gen_io_end();

    }



    if (unlikely(cs->singlestep_enabled)) {

        if (VAR_4->is_jmp == DISAS_NEXT) {

            tcg_gen_movi_tl(cpu_pc, VAR_4->pc);

        }

        t_gen_raise_exception(VAR_4, EXCP_DEBUG);

    } else {

        switch (VAR_4->is_jmp) {

        case DISAS_NEXT:

            gen_goto_tb(VAR_4, 1, VAR_4->pc);

            break;

        default:

        case DISAS_JUMP:

        case DISAS_UPDATE:

            



            tcg_gen_exit_tb(0);

            break;

        case DISAS_TB_JUMP:

            

            break;

        }

    }



    gen_tb_end(VAR_1, VAR_7);

    *tcg_ctx.gen_opc_ptr = INDEX_op_end;

    if (VAR_2) {

        VAR_5 = tcg_ctx.gen_opc_ptr - tcg_ctx.gen_opc_buf;

        VAR_6++;

        while (VAR_6 <= VAR_5) {

            tcg_ctx.gen_opc_instr_start[VAR_6++] = 0;

        }

    } else {

        VAR_1->size = VAR_4->pc - pc_start;

        VAR_1->icount = VAR_7;

    }



#ifdef DEBUG_DISAS

    if (qemu_loglevel_mask(CPU_LOG_TB_IN_ASM)) {

        qemu_log("\n");

        log_target_disas(env, pc_start, VAR_4->pc - pc_start, 0);

        qemu_log("\nisize=%d osize=%td\n",

            VAR_4->pc - pc_start, tcg_ctx.gen_opc_ptr -

            tcg_ctx.gen_opc_buf);

    }

#endif

}

void FUNC_0(LM32CPU *VAR_0,
TranslationBlock *VAR_1, bool VAR_2)
{ CPUState *cs = CPU(VAR_0); CPULM32State *env = &VAR_0->env; struct DisasContext VAR_3, *VAR_4 = &VAR_3; uint16_t *gen_opc_end; uint32_t pc_start; int VAR_5, VAR_6; uint32_t next_page_start; int VAR_7; int VAR_8; pc_start = VAR_1->pc; VAR_4->features = VAR_0->features; VAR_4->num_breakpoints = VAR_0->num_breakpoints; VAR_4->num_watchpoints = VAR_0->num_watchpoints; VAR_4->VAR_1 = VAR_1; gen_opc_end = tcg_ctx.gen_opc_buf + OPC_MAX_SIZE; VAR_4->is_jmp = DISAS_NEXT; VAR_4->pc = pc_start; VAR_4->singlestep_enabled = cs->singlestep_enabled; if (pc_start & 3) { qemu_log_mask(LOG_GUEST_ERROR,
"unaligned PC=%x. Ignoring lowest bits.\n", pc_start); pc_start &= ~3; } next_page_start = (pc_start & TARGET_PAGE_MASK) + TARGET_PAGE_SIZE; VAR_6 = -1; VAR_7 = 0; VAR_8 = VAR_1->cflags & CF_COUNT_MASK; if (VAR_8 == 0) { VAR_8 = CF_COUNT_MASK; } gen_tb_start(); do { check_breakpoint(env, VAR_4); if (VAR_2) { VAR_5 = tcg_ctx.gen_opc_ptr - tcg_ctx.gen_opc_buf; if (VAR_6 < VAR_5) { VAR_6++; while (VAR_6 < VAR_5) { tcg_ctx.gen_opc_instr_start[VAR_6++] = 0; } } tcg_ctx.gen_opc_pc[VAR_6] = VAR_4->pc; tcg_ctx.gen_opc_instr_start[VAR_6] = 1; tcg_ctx.gen_opc_icount[VAR_6] = VAR_7; } LOG_DIS("%8.8x:\t", VAR_4->pc); if (VAR_7 + 1 == VAR_8 && (VAR_1->cflags & CF_LAST_IO)) { gen_io_start(); } decode(VAR_4, cpu_ldl_code(env, VAR_4->pc)); VAR_4->pc += 4; VAR_7++; } while (!VAR_4->is_jmp && tcg_ctx.gen_opc_ptr < gen_opc_end
&& !cs->singlestep_enabled
&& !singlestep
&& (VAR_4->pc < next_page_start)
&& VAR_7 < VAR_8); if (VAR_1->cflags & CF_LAST_IO) { gen_io_end(); } if (unlikely(cs->singlestep_enabled)) { if (VAR_4->is_jmp == DISAS_NEXT) { tcg_gen_movi_tl(cpu_pc, VAR_4->pc); } t_gen_raise_exception(VAR_4, EXCP_DEBUG); } else { switch (VAR_4->is_jmp) { case DISAS_NEXT:
gen_goto_tb(VAR_4, 1, VAR_4->pc); break; default:
case DISAS_JUMP:
case DISAS_UPDATE:
tcg_gen_exit_tb(0); break; case DISAS_TB_JUMP:
break; } } gen_tb_end(VAR_1, VAR_7); *tcg_ctx.gen_opc_ptr = INDEX_op_end; if (VAR_2) { VAR_5 = tcg_ctx.gen_opc_ptr - tcg_ctx.gen_opc_buf; VAR_6++; while (VAR_6 <= VAR_5) { tcg_ctx.gen_opc_instr_start[VAR_6++] = 0; } } else { VAR_1->size = VAR_4->pc - pc_start; VAR_1->icount = VAR_7; } #ifdef DEBUG_DISAS
if (qemu_loglevel_mask(CPU_LOG_TB_IN_ASM)) { qemu_log("\n"); log_target_disas(env, pc_start, VAR_4->pc - pc_start, 0); qemu_log("\nisize=%d osize=%td\n",
VAR_4->pc - pc_start, tcg_ctx.gen_opc_ptr -
tcg_ctx.gen_opc_buf); } #endif
}